BSW6543

High Isolation Absorptive SP4T RF Switch

5MHz-10000MHz

Product Description

The BSW6543 is a 50-ohm matched absorptive SP4T RF switch that provides ultra-high isolation with frequency coverage up to 10 GHz.

The BSW6543 is designed with high linearity and reliability, making it suitable for wireless communication applications such as 4G/5G/6G infrastructure.

The BSW6543 operates over a wide VDD range of 2.7V to 5.5V and is controlled via 3 logic pins.

The BSW6543 is designed with ESD protection circuits at all pins and packaged in an industry standard, fully RoHS2-compliant, 20-Lead, 3mm x 3mm x 0.55mm QFN thin package.

The BSW6543 does not require blocking capacitors. If DC is presented at the RF port, add a blocking capacitor.

Block Diagram



Figure 1. Functional Block Diagram

Applications

- Wireless Communication such as 4G/5G/6G
- Massive MIMO active Antenna Systems
- Repeaters
- Digital Pre-Distortion
- Military Systems
- UWB
- Test & Measurement

Package Type

3mm x 3mm x 0.55mm, 20-Lead QFN Package

Figure 2. Package Type

Device Features

- Output frequency range : 5 MHz to 10.0 GHz
- Supply Voltage : 2.7V to 5.5V
- Low Insertion Loss
  : 0.71dB @ 2GHz
  : 0.92dB @ 4GHz
  : 1.03dB @ 6GHz
- High Isolation
  - RFC to RFx
    : 69dB @ 2GHz
    : 58dB @ 4GHz
    : 49dB @ 6GHz
  - RFx to RFx
    : 64dB @ 2GHz
    : 59dB @ 4GHz
    : 57dB @ 6GHz
- High Input 1dB Compression
  : 35.2dBm @ 2.35GHz
  : 35.0dBm @ 3.5GHz
  : 35.1dBm @ 5.75GHz
- High IIP3
  : 64dBm @ 2.35GHz
  : 64dBm @ 3.5GHz
  : 61dBm @ 5.75GHz
- Fast Switching Time : 180ns
- Operating temperature range : -40°C to +125°C
- ESD, HBM : 2.0kV
- 20-Lead QFN package : 3.0mm x 3.0mm x 0.55mm
- Lead-free/RoHS2-compliant QFN SMT package

Electrical Specifications

Typical conditions are VDD = 5V, T_A = 25°C, Control Logic V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, PCB and RF Connector loss are de-embedded, unless otherwise noted.

Table 1. Electrical Specifications

Parameter	Path	Conditions	Min	Typ	Max	Unit
Operating Frequency			5		10000	MHz
Insertion Loss	RFC - RF1	1GHz 2GHz 3GHz 4GHz 5GHz 6GHz 7GHz 8GHz 9GHz 10GHz		0.64 0.71 0.80 0.92 1.00 1.03 0.84 1.23 1.87 1.92		dB
	RFC - RF2	1GHz 2GHz 3GHz 4GHz 5GHz 6GHz 7GHz 8GHz 9GHz 10GHz		0.63 0.69 0.79 0.91 0.98 1.00 0.82 1.21 1.92 2.05		dB
	RFC - RF3	1GHz 2GHz 3GHz 4GHz 5GHz 6GHz 7GHz 8GHz 9GHz 10GHz		0.63 0.69 0.79 0.93 1.01 1.01 0.81 1.26 2.00 2.05		dB
	RFC - RF4	1GHz 2GHz 3GHz 4GHz 5GHz 6GHz 7GHz 8GHz 9GHz 10GHz		0.57 0.63 0.73 0.86 0.92 0.94 0.76 1.16 1.80 1.84		dB
Return Loss (Active port)	RFC, RFx	5MHz - 8GHz 8GHz - 10GHz		15 10		dB
Return Loss (Terminated port)	RFC, RFx	5MHz - 10GHz		20		dB

Table 1. Electrical Specifications (Cont.)

Parameter	Path	Conditions	Min	Typ	Max	Unit
Input P1dB	RFC - RFx	2.35GHz 3.5GHz 5.75GHz		35.2 35.0 35.1		dBm
Input IP2[1]	RFC - RFx	2.35GHz 3.5GHz 5.75GHz		108 114 108		dBm
Input IP3[1]	RFC - RFx	2.35GHz 3.5GHz 5.75GHz		65 64 61		dBm
2nd Harmonic[2]	RFC - RFx	2.35GHz 3.5GHz 5.75GHz		96 102 93		dBc
3rd Harmonic[2]	RFC - RFx	2.35GHz 3.5GHz 5.75GHz		104 104 95		dBc
Rising Time Falling Time	RFC - RFx	10% RF to 90% RF 90% RF to 10% RF		40 40		ns
Switching Time	RFC - RFx	50% CTRL to 90% RF 50% CTRL to 10% RF		180 95		ns
Settling Time	RFC - RFx	50% CTRL to 0.05dB final value Rising Edge 50% CTRL to 0.05dB final value Falling Edge		225 100		ns
Maximum Spurious Level		1MHz - 10MHz > 10MHz[3]		-127 < -140		dBm/10Hz

1. The each-tone Power is +18dBm and Tone spacing is 20kHz.
2. Tone Power is +18dBm.
3. No spurious signals were detected above 10MHz.

Isolation Matrix

Typical conditions are VDD = 5V, T_A = 25°C, Control Logic V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, unless otherwise noted.

Table 2. RFC-to-RFx Isolation

"ON" Port	Frequency	RFC to RFx Isolation				Unit
		RF1	RF2	RF3	RF4	
RF1	1GHz	-	79	75	89	dB
	2GHz	-	69	69	81	
	3GHz	-	63	66	72	
	4GHz	-	58	63	64	
	5GHz	-	53	61	57	
	6GHz	-	49	57	52	
	7GHz	-	45	52	48	
	8GHz	-	42	48	44	
	9GHz	-	40	45	41	
	10GHz	-	37	42	38	
RF2	1GHz	78	-	69	91	
	2GHz	71	-	63	78	
	3GHz	64	-	58	69	
	4GHz	59	-	55	62	
	5GHz	53	-	51	56	
	6GHz	49	-	48	51	
	7GHz	45	-	45	47	
	8GHz	42	-	43	44	
	9GHz	39	-	41	41	
	10GHz	36	-	39	38	
RF3	1GHz	84	68	-	81	
	2GHz	75	62	-	71	
	3GHz	67	57	-	64	
	4GHz	61	54	-	59	
	5GHz	56	51	-	53	
	6GHz	51	48	-	49	
	7GHz	47	45	-	45	
	8GHz	44	42	-	42	
	9GHz	40	40	-	39	
	10GHz	38	39	-	36	
RF4	1GHz	95	76	79	-	
	2GHz	80	70	69	-	
	3GHz	70	66	62	-	
	4GHz	63	64	57	-	
	5GHz	57	60	53	-	
	6GHz	52	56	49	-	
	7GHz	48	52	45	-	
	8GHz	44	47	42	-	
	9GHz	40	44	40	-	
	10GHz	37	41	37	-	

Isolation Matrix

Typical conditions are VDD = 5V, T_A = 25°C, Control Logic V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, unless otherwise noted.

Table 3. RFx-to-RFx Isolation

"ON" Port	Frequency	RFx to RFx Isolation				Unit
		RF1	RF2	RF3	RF4	
RF1	1GHz	-	69	85	77	dB
	2GHz	-	64	74	73	
	3GHz	-	61	66	73	
	4GHz	-	59	61	79	
	5GHz	-	58	56	67	
	6GHz	-	57	52	58	
	7GHz	-	55	48	52	
	8GHz	-	50	44	46	
	9GHz	-	48	41	42	
	10GHz	-	45	37	38	
RF2	1GHz	69	-	59	74	
	2GHz	64	-	52	70	
	3GHz	62	-	48	69	
	4GHz	62	-	45	73	
	5GHz	65	-	42	70	
	6GHz	62	-	40	59	
	7GHz	55	-	37	53	
	8GHz	47	-	35	46	
	9GHz	43	-	33	43	
	10GHz	40	-	31	39	
RF3	1GHz	73	59	-	69	
	2GHz	69	52	-	64	
	3GHz	67	48	-	62	
	4GHz	68	45	-	63	
	5GHz	70	42	-	66	
	6GHz	60	40	-	62	
	7GHz	54	37	-	54	
	8GHz	47	35	-	47	
	9GHz	43	33	-	43	
	10GHz	39	31	-	39	
RF4	1GHz	76	84	69	-	
	2GHz	71	74	63	-	
	3GHz	70	67	60	-	
	4GHz	71	61	58	-	
	5GHz	69	56	57	-	
	6GHz	59	52	56	-	
	7GHz	53	48	54	-	
	8GHz	46	44	50	-	
	9GHz	42	41	48	-	
	10GHz	39	37	45	-	

Product Description



Figure 3. Pin Description

Table 4. Pin Descriptions

No.	Pin Name	Descriptions
14	VDD	Supply Voltage
17	V3	Switch control input 3 or Ground (See table 6)
16	V2	Switch control input 2
15	V1	Switch control input 1
4	RF4	RF4 Port
7	RF3	RF3 Port
9	RF2	RF2 Port
12	RF1	RF1 Port
19	RFC	RFC Port
1,2,3,5, 6,8,10,11, 13,18,20	GND	Ground
Pad	Exposed Pad	Ground

Table 5. 3-pin Control Truth Table

V3	V2	V1	RFC-RF1	RFC-RF2	RFC-RF3	RFC-RF4
0	0	0	OFF	OFF	OFF	ON[1]
0	0	1	ON	OFF	OFF	OFF
0	1	0	OFF	ON	OFF	OFF
0	1	1	OFF	OFF	ON	OFF
1	0	0	OFF	OFF	OFF	ON[1]
1	0	1	OFF[2]	OFF[2]	OFF[2]	OFF[2]
1	1	0	OFF[2]	OFF[2]	OFF[2]	OFF[2]
1	1	1	OFF[2]	OFF[2]	OFF[2]	OFF[2]

1. Logic state 000 is redundant RF4 ON state of 100.
2. Logic state 101, 110 and 111 are all path OFF mode.

Table 6. 2-pin Control[1] Truth Table

V2	V1	RFC-RF1	RFC-RF2	RFC-RF3	RFC-RF4
0	0	OFF	OFF	OFF	ON
0	1	ON	OFF	OFF	OFF
1	0	OFF	ON	OFF	OFF
1	1	OFF	OFF	ON	OFF

1. 2-pin control is used only V1 and V2 pin. In this case, V3 pin (Pin 17) must be grounded.

Table 7. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	VDD	2.7	5	5.5	V
Supply Current	IDD	-	200	-	μA
Digital Input Voltage (V1/V2/V3)	V_{IH}	1.17	-	3.6	V
	V_{IL}	0	-	0.6	V
Digital Input Current (V1/V2/V3)	I_{CTRL}	-	-	10	uA
Operating Temperature Range	T_{OP}	-40	+25	+125	°C
RF Input Power, CW (Active Port, +25°C)	$P_{Max,Act\_+25℃}$	-	-	31	dBm
RF Input Power, CW (Active Port, +125°C)	$P_{Max,Act\_+125℃}$	-	-	31	dBm
RF Input Power, CW (Terminated Port, +25°C)	$P_{Max,Term\_+25℃}$	-	-	27	dBm
RF Input Power, CW (Terminated Port, +125°C)	$P_{Max,Term\_+125℃}$	-	-	24	dBm

Table 8. Absolute Maximum Ratings

Parameter			Symbol	Min	Max	Unit
Supply Voltage			VDD	-0.3	5.5	V
Digital Input Voltage			V1/V2/V3	-0.3	3.6	V
Maximum Input Power, CW (+25°C)			$P_{Max\_Abs\_+25℃}$	-	35	dBm
Maximum Input Power, CW (+125°C)			$P_{Max\_Abs\_+125℃}$	-	33	dBm
Storage Temperature range			T_{ST}	-65	+150	°C
ESD	HBM	All pins	V_{ESDHBM}	-	2000	V
	CDM	All pins	V_{ESDCDM}	-	1000	V

1. HBM Standard : JEDEC Standard JS-001-2017
2. CDM Standard : JEDEC Standard JS-002-2018

Typical Performances

Typical conditions are VDD = 5V, T_A = 25°C, V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, PCB and RF Connector loss are de-embedded, unless otherwise noted.

Figure 4. Insertion Loss vs Frequency



Figure 5. Insertion Loss vs VDD (RFC-RF1)



Figure 6. Insertion Loss vs Temp (RFC-RF1)



Figure 7. Return Loss vs Frequency (RFC Port)



Figure 8. Return Loss vs VDD (RFC Port)



Figure 9. Return Loss vs Temp (RFC Port)



Typical Performances

Typical conditions are VDD = 5V, T_A = 25°C, V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, PCB and RF Connector loss are de-embedded, unless otherwise noted.

Figure 10. Return Loss vs Frequency (Active Port)



Figure 11. Return Loss vs VDD (Active Port)



Figure 12. Return Loss vs Temp (Active Port)



Figure 13. Return Loss vs Frequency (Terminated Port)



Figure 14. Return Loss vs VDD (Terminated Port)



Figure 15. Return Loss vs Temp (Terminated Port)



Typical Performances

Typical conditions are VDD = 5V, T_A = 25°C, V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, PCB and RF Connector loss are de-embedded, unless otherwise noted.

Figure 16. Isolation vs Frequency (RFC to RFx)



Figure 17. Isolation vs Frequency (RFC to RFx, RF1 ON)



Figure 18. Isolation vs VDD (RFC to RF1, RF2 ON)



Figure 19. Isolation vs Temp (RFC to RF1, RF2 ON)



Figure 20. Isolation vs Frequency (RFx to RFx)



Figure 21. Isolation vs Frequency (RF1 to RFx, RF1 ON)



Typical Performances

Typical conditions are VDD = 5V, T_A = 25°C, V1/V2/V3 Low = 0V, V1/V2/V3 High = 3.3V, Z_L = 50Ω, PCB and RF Connector loss are de-embedded, unless otherwise noted.

Figure 22. Isolation vs VDD (RF1 to RF2, RF1 ON)



Figure 23. Isolation vs Temp (RF1 to RF2, RF1 ON)



Figure 24. IIP3 vs RF Port



Figure 25. P1dB vs RF Port



Evaluation Board



[Top view] [Bottom view]

Figure 26. Evaluation Board Layout



Figure 27. Evaluation Board PCB Layer Information



Figure 28. Evaluation Board Schematic

Table 9. Bill of Material - Evaluation Board

No.	Ref Des	Part Qty	Value	Description	Remark
1	C1	1	100nF	CAP 1005 J 50V	
2	C6	1	1uF	CAP 1005 J 50V	
3	C7,C8,C9	3	DNI	CAP 1005	
4	R1,R2,R3,R4	4	0 ohm	RES 1005 J 50V	
5	J1	1	2.54mm	2x4 pin Header	
6	RFC,RF1,RF2,RF3,RF4	5	CON	SMA_END_LAUNCH	
7	U1	1	Chip	BSW6543	

Package Outline Drawing



[Top View]



[Bottom View]



[Side View]

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5—2009.
2. All dimensions are in millimeters.
3. N is the total number of terminals.
4. The location of the marked terminal #1 identifier is within the hatched area.
5. ND and NE refer to the number of terminals each D and E side respectively.
6. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.3mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
7. Coplanarity applies to the terminals and all other bottom surface metallization.

Dimension Table

Symbol \ Thickness	Min	Nominal	Max	Note
A	0.51	0.55	0.60	
A1	0.00	0.02	0.05	
A3	---	0.152 Ref.	---	
b	0.15	0.20	0.25	6
D		3.00 BSC		
E		3.00 BSC		
e		0.40 BSC		
D2	1.60	1.70	1.80	
E2	1.60	1.70	1.80	
K	0.2	---	---	
L	0.25	0.35	0.45	
aaa		0.05		
bbb		0.10		
ccc		0.10		
ddd		0.05		
eee		0.08		
N		20		3
ND		5		5
NE		5		5

Figure 29. Package Outline Drawing

Recommended Land Pattern



Figure 30. Recommended Land Pattern

Package Marking

Marking information:	
BS	BeRex RF Switch
6543	The name of switch
YY	Year
WW	Work Week
XX	Wafer Run Number

Figure 31. Package Marking

Tape & Reel



TYPE	A	N	C	D	w1	w2	T	k
12MM	+2 ø330−2	+2 ø100−2	+0,2 ø13,1−0,2	+0,5 5,6−0,5	+2 12,4 −0	+2 16,6 −0	2,1±0,15	+0,15 1,4 −0,1



Ao	3.25 +/−0.1
Bo	3.25 +/−0.1
Ko	0.75 +/−0.1
F	5.50 +/−0.1
P1	8.00 +/−0.1
W	12.00 +/−0.3

Packaging information:	
Tape Width	12mm
Reel Size	7inch
Device Cavity Pitch	8mm
Device Per Reel	1000EA

(I) Measured from centreline of sprocket hole to centreline of pocket.
(II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
(III) Measured from centreline of sprocket hole to centreline of pocket.
(IV) Other material available.

ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.

Figure 32. Tape & Reel

Lead plating finish

100% Tin Matte finish

(All BeRex products undergo a 1 hour, 150℃, anneal bake to eliminate thin whisker growth concerns.)

ESD / MSL Rating

ESD information1 :	
Rating	Class 2 (2000V)
Test	Human Body Model (HBM)
Standard	JEDEC Standard JS-001-2017

ESD information2 :	
Rating	Class C3 (1000V)
Test	Charged Device Model (CDM)
Standard	JEDEC Standard JS-002-2018

MSL information:	
Rating	Level 1 at +260°C convection reflow
Standard	JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling the device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO CAGE code:

2	**N**	**9**	**6**	**F**